High Integration, High Efficiency Power Solution Using DCDC Converters (with DVFS)

By Ambreesh Tripathi - Texas Instruments

Application Report
SLVA340–June 2009

High Integration, High Efficiency Power Solution Using DCDC Converters (with DVFS)

Ambreesh Tripathi *PMP - DC/DC Low-Power Converters*

ABSTRACT

This reference design helps those desiring to design-in the TMS320C6742, TMS320C6746, TMS320C6748 and OMAP-L138. This design, employing sequenced power supplies, describes a system with an input voltage of 5V, and uses a high-efficiency DCDC Converter with integrated FETs and DVFS for a small, simple system.

Sequenced power supply architectures are becoming commonplace in high performance microprocessor and digital signal processor (DSP) systems. To save power and increase processing speeds, processor cores have small-geometry cells that require lower supply voltages than the system-bus voltages. Power management in these systems requires special attention. This application note addresses these topics and suggests solutions for output-voltage sequencing.

Contents

List of Figures

List of Tables

1 Introduction

In dual-voltage architectures, coordinated management of power supplies is necessary to avoid potential problems and ensure reliable performance. Power supply designers must consider the timing and voltage differences between core and I/O voltage supplies during power-up and power-down operations.

Sequencing refers to the order, timing and differential in which the two voltage rails are powered up and down. A system designed without proper sequencing may be at risk for two types of failures. The first of these represents a threat to the long term reliability of the dual-voltage device, while the second is more immediate, with the possibility of damaging interface circuits in the processor or system devices such as memory, logic or data-converter ICs.

Another potential problem with improper supply sequencing is bus contention. Bus contention is a condition when the processor and another device both attempt to control a bi-directional bus during power up. Bus contention may also affect I/O reliability. Power supply designers should check the requirements regarding bus contention for individual devices.

The power-on sequencing for the OMAP-L138, TMS320C6742, TMS320C6746, and TMS320C6748 are shown in the Power Requirements table below. There is no specific required voltage ramp rate for any of the supplies as long as the 3.3V rail never exceeds the 1.8V rail by more than 2V.

Also, in order to reduce the power consumption of the processor core, the Dynamic Voltage and Frequency Scaling (DVFS) is used in the reference design. DVFS is a power management technique used while the system-on-chip (SoC) is actively processing. This technique matches the operating frequency of the hardware to the performance requirement of the active application scenario. Whenever clock frequencies are lowered, operating voltages are also lowered as well to achieve power savings. In the reference design, the TPS65023 is used that can scale its output voltage. It supports all five DVFS voltage values (0.95V, 1V, 1.2V, 1.27V, and 1.35V) defined for VDD_MPU.

2 Power Requirements

The power requirements are as specify in the table.

	PIN NAME	VOLTAGE (1)(2) (V)	Imax (mA)	TOLERANCE	SEQUENCING ORDER	TIMING DELAY
I/O	RTC_CVDD	1.2	1	–25%, +10%	1(3)	
Core	CVDD(4)	1.0 / 1.1 / 1.2	600	–9.75%, +10%	2	
I/O	VDDARNWA. VDDARNW1, PLL0_VDDA, PLL1_VDDA, SATA_VDD, USB_CVDD, USB0_VDDA12	1.2	250	–5%, +10%	3	
I/O	USB0_VDDA18, USB1_VDDA18, DDR_DVDD18, SATA_VDDR, DVDD18	1.8	180	±5%	4	
I/O	USB0_VDDA33, USB1_VDDA33	3.3	24	±5%	5	
I/O	DVDD3318_A, DVDD3318_B, DVDD3318_C	1.8 / 3.3	50 / 90(5)	±5%	4 / 5	

(1) If 1.8V LVCMOS is used, power rails up with the 1.8V rails. If 3.3V LVCMOS is used, power it up with the ANALOG33 rails (VDDA33_USB0/1)
(2) There is no specific required voltage ramp rate for any of the supplies LVCMOS33 (USB0_VDDA33, USB1_VDDA33) never exceeds STATIC18 (USB0_VDDA18, USB1_VDDA18, DDR_DVDD18, SATA_VDDR, DVDD18) by more than 2V.
(3) If RTC is not used/maintained on a separate supply, it can be included in the STATIC12 (fixed 1.2V) group.
(4) If using CVDD at fixed 1.2V, all 1.2V rails may be combined.
(5) If DVDD3318_A, B, and C are powered independently, max power for each rail will be 1/3 the above max power.

3 Features

The design uses the following high-efficiency DCDC Converter with integrated FETs .

INPUT VOLTAGE	~5V
	HIGH EFFICIENCY AND INTEGRATION (w DVFS)
COMBINE RTC AND STATIC 1.2	
Core 1.2V at 600mA	TPS65023
Static 1.2V + VRTC at 251mA	
Static 1.8V at 230mA	
Static 3.3V at 115mA	

Here, VRTC is included in the STATIC12 (fixed 1.2V) group.

TPS65023

- 1.5A, 90% Efficient Step-Down Converter for Processor Core (VDCDC1)
- 2 × 200mA General-Purpose LDO
- 1.2A, Up to 95% Efficient Step-Down Converter for System Voltage (VDCDC2)
- 1.0A, 92% Efficient Step-Down Converter for Memory Voltage (VDCDC3)
- Dynamic Voltage Management for Processor Core
- I^2C™ Compatible Serial Interface

More information on the device can be found from the datasheets

- TPS65023, http://focus.ti.com/lit/ds/symlink/tps65023.pdf



Figure 1. PMP4977 Reference Design Schematic

Proper sequencing is insured in the design with the use of simple circuits involving the use of NPN transistors .AS required,Core 1.2V at 600mA comes first ,which in turn is level shifted to input voltage using NPN transistors to enable the DCDC3_EN , hence Static 1.2V + VRTC at 251mA comes up which also enable the DCDC2_EN and sequentially Static 1.8V at 230mA comes up. This 1.8V output from DCDC2 converter enable the LDO and hence at last Static 3.3V at 115mA comes up.



(1) Use 3 such LDOs to power up DVDDA, DVDDB, DVDDC (It can either be 1.8V or 3.3V)

(2) Rx = 0.499MΩ, Ry = 1MΩ for Vout = 1.8V

(3) Rx = 1.8MΩ, Ry = 1MΩ for Vout = 3.3V

(4) For proper sequencing of output, enable of the LDO's are fed either from 1.2V output from DCDC3 converter if DVDDX is 1.8V or from 1.8V output from DCDC2 converter if DVDDX is 3.3V.

Figure 2. Optional circuit for DVDD_A, DVDD_B and DVDD_C

4 List of Material

Table 1. PMP4977 List of Material

Count	RefDes	Value	Description	Size	Part Number	MFR	Area
8	C1	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C2	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
2	C3	2.2 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	603	C1608X5R0J225K	TDK	5650
	C4	2.2 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	603	C1608X5R0J225K	TDK	5650
	C5	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C6	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
4	C7	1.0 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J105K	TDK	5650
	C8	1.0 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J105K	TDK	5650
	C9	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C10	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C11	1.0 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J105K	TDK	5650
1	C12	1500 pF	Capacitor, Ceramic, 50V, X7R, 10%	603	C1608X7R1H152K	TDK	5650
2	C13	2.2 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J225K	TDK	5650
	C14	2.2 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J225K	TDK	5650
	C15	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C16	10 µF	Capacitor, Ceramic, 6.3V, X5R, 10%	805	C2012X5R0J106K	TDK	10560
	C17	1.0 µF	Capacitor, Ceramic, 6.3V, X5R,10%	603	C1608X5R0J105K	TDK	5650
3	J1	PTC36SAAN	Header, 2 pin, 100mil spacing, (36-pin strip)	0.100 x 2	PTC36SAAN	Sullins	23100
1	J2	PEC36SAAN	Header, Male 5-pin, 100mil spacing, (36-pin strip)	0.100 inch x 5	PEC36SAAN	Sullins	60000
	J3	PTC36SAAN	Header, 2 pin, 100mil spacing, (36-pin strip)	0.100 x 2	PTC36SAAN	Sullins	23100
1	J4	PTC36SAAN	Header, 4 pin, 100mil spacing, (36-pin strip)	0.100 x 4	PTC36SAAN	Sullins	45100
	J5	PTC36SAAN	Header, 2 pin, 100mil spacing, (36-pin strip)	0.100 x 2	PTC36SAAN	Sullins	23100
1	J6	22-05-3041	Header, Friction Lock Ass'y, 4 pin Right Angle	0.400 x 0.500	22-05-3041	Molex	227,900
2	L1	2.2 µH	Inductor, SMT, 1.72A, 59 mΩ	0.157 x 0.157 inch	VLCF4020T-2R2N1R7	TDK	36.8
	L2	2.2 µH	Inductor, SMT, 1.72A, 59 mΩ	0.157 x 0.157 inch	VLCF4020T-2R2N1R7	TDK	36.8
1	L3	2.2 µH	Inductor, SMT, 1.5A, 87 mΩ	0.137 X 0.147 inch	VLF4012AT-2R2M1R5	TDK	29320

Table 1. PMP4977 List of Material (continued)

Count	RefDes	Value	Description	Size	Part Number	MFR	Area
4	Q1	2N3904	Transistor, NPN, 40V, 200mA, 625mW	TO-92	2N3904	Fairchild	37800
	Q2	2N3904	Transistor, NPN, 40V, 200mA, 625mW	TO-92	2N3904	Fairchild	37800
	Q3	2N3904	Transistor, NPN, 40V, 200mA, 625mW	TO-92	2N3904	Fairchild	37800
	Q4	2N3904	Transistor, NPN, 40V, 200mA, 625mW	TO-92	2N3904	Fairchild	37800
4	R1	10k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
	R2	10k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
	R3	10k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
	R4	10k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
2	R5	100k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
	R6	100k	Resistor, Chip, 1/16W, 1%	603	CRCW0603-xxxx-F	Vishay	9100
5	R7	100k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
1	R8	10	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
1	R9	1.65M	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
1	R10	499k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
1	R11	49.9k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R12	100k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R13	100k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R14	100k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R15	100k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
2	R16	4.75k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R17	4.75k	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
2	R18	1M	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
	R19	1M	Resistor, Chip, 1/16W, 1%	603	Std	Std	9100
1	SW1	KT11P2JM	Switch, SPST, PB Momentary, Sealed Washable	0.245 X 0.251	KT11P2JM	C & K	111,600
1	U1	TPS65023RSB	IC, Power Management IC for Li-Ion Powered Systems	QFN	TPS65023RSB	TI	69696

Notes: 1. These assemblies are ESD sensitive, ESD precautions shall be observed.

2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

3. These assemblies must comply with workmanship standards IPC-A-610 Class 2.

4. Ref designators marked with an asterisk ('**') cannot be substituted. All other components can be substituted with equivalent MFG's components.

4.1 Test Results

The startup waveform shown in Figure 3 specifies the required sequence.



Figure 3. Shows Sequencing in Start up Waveform



Figure 4.



Figure 5.


DCDC3: EFFICIENCY
vs
OUTPUT CURRENT
Efficiency - %
100
90
80
70
60
50
40
30
20
10
0
0.01
0.1
1
10
100
1 k
10 k
I_O - Output Current - mA
V_I = 2.5 V
V_I = 3.6 V
V_I = 4.2 V
V_I = 5 V
T_A = 25°C
V_O = 1.8 V
PWM/PFM Mode

Figure 6.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265